

**In the Claims**

Claims 1-68 (cancelled).

Claim 69 (original): A CMOS, comprising:

a dielectric layer over a substrate;

a PMOS gate and an NMOS gate over the dielectric layer;

a first metal-containing material within the PMOS gate and over the dielectric layer,  
the first metal-containing material having a thickness of greater than 20Å;

a second metal-containing material within the NMOS gate and over the dielectric  
layer, the second metal-containing material having a thickness of less than or equal to  
about 20Å;

a first layer of n-type doped silicon within the PMOS gate and over the first metal-  
containing material; and

a second layer of n-type doped silicon within the NMOS gate and over the second  
metal-containing material.

Claim 70 (original): The CMOS of claim 69 wherein the dielectric layer comprises one or  
more of tantalum, hafnium and aluminum.

Claim 71 (original): The CMOS of claim 69 wherein the dielectric layer comprises  
aluminum oxide.

Claim 72 (original): The CMOS of claim 71 wherein the first and second metal-containing materials are physically against the aluminum oxide.

Claim 73 (original): The CMOS of claim 69 wherein the first and second metal-containing materials have the same composition as one another.

Claim 74 (original): The CMOS of claim 73 wherein the first and second metal-containing materials predominately comprise one or more of titanium nitride, tantalum nitride, tungsten nitride and hafnium nitride.

Claim 75 (original): The CMOS of claim 73 wherein the first and second metal-containing materials predominately comprise one or more of titanium silicide, tantalum silicide, tungsten silicide and hafnium silicide.

Claim 76 (original): The CMOS of claim 69 wherein the thickness of the second metal-containing material is less than or equal to about 15Å.

Claim 77 (original): The CMOS of claim 69 wherein the thickness of the second metal-containing material is less than or equal to about 10Å.

Claim 78 (original): The CMOS of claim 69 wherein the thickness of the first metal-containing material is greater than or equal to about 100Å.

**Claim 79 (original):** The CMOS of claim 69 wherein the thickness of the first metal-containing material is greater than or equal to about 150Å.

**Claim 80 (original):** The CMOS of claim 69 wherein the thickness of the first metal-containing material is greater than or equal to about 150Å, and wherein the thickness of the second metal-containing material is less than or equal to about 15Å.

**Claim 81 (previously presented):** An electronic system comprising:

a processor; and

a memory device electrically coupled with the processor; and

wherein at least one of memory device and processor includes a CMOS comprising:

a dielectric layer over a substrate;

a PMOS gate and an NMOS gate over the dielectric layer;

a first metal-containing material within the PMOS gate and over the dielectric layer, the first metal-containing material having a thickness of greater than 20Å;

a second metal-containing material within the NMOS gate and over the dielectric layer, the second metal-containing material having a thickness of less than or equal to about 20Å;

a first layer of n-type doped silicon within the PMOS gate and over the first metal-containing material; and

a second layer of n-type doped silicon within the NMOS gate and over the second metal-containing material.

Claims 82-94 (cancelled).